(19) World Intellectual Property Organization International Bureau



(43) International Publication Date 4 April 2002 (04.04.2002)

PCT

(10) International Publication Number WO 02/28027 A1

(51) International Patent Classification⁷: 12/56

H04L 12/40,

(21) International Application Number: PCT/EP01/11028

(22) International Filing Date:

24 September 2001 (24.09.2001)

(25) Filing Language:

English

(26) Publication Language:

English

(30) Priority Data:

00830638.3

26 September 2000 (26.09.2000) EF

- (71) Applicants (for all designated States except US): TELE-FONAKTIEBOLAGET LM ERICSSON [SE/SE]; S-12625 Stockholm (SE). FLEXTEL S.P.A. [IT/IT]; Corso Vercelli 328, I-10025 Ivrea (Torino) (IT).
- (72) Inventors; and
- (75) Inventors/Applicants (for US only): CRISTOFOLI, Bruno [IT/IT]; Via Cotonificio, 56, I-10019 Strambino (Torino) (IT). RUGGERI, Domenico [IT/IT]; Via Anagnina, 203, I-00040 Rome (IT).


- (74) Agents: VATTI, Paolo et al.; Fumero Studio Consulenza Brevetti S.n.c., Via S. Agnese 12, I-20123 Milano (IT).
- (81) Designated States (national): AE, AG, AL, AM, AT, AU, AZ, BA, BB, BG, BR, BY, BZ, CA, CH, CN, CO, CR, CU, CZ, DE, DK, DM, DZ, EC, EE, ES, FI, GB, GD, GE, GH, GM, HR, HU, ID, IL, IN, IS, JP, KE, KG, KP, KR, KZ, LC, LK, LR, LS, LT, LU, LV, MA, MD, MG, MK, MN, MW, MX, MZ, NO, NZ, PH, PL, PT, RO, RU, SD, SE, SG, SI, SK, SL, TJ, TM, TR, TT, TZ, UA, UG, US, UZ, VN, YU, ZA, ZW.
- (84) Designated States (regional): ARIPO patent (GH, GM, KE, LS, MW, MZ, SD, SL, SZ, TZ, UG, ZW), Eurasian patent (AM, AZ, BY, KG, KZ, MD, RU, TJ, TM), European patent (AT, BE, CH, CY, DE, DK, ES, FI, FR, GB, GR, IE, IT, LU, MC, NL, PT, SE, TR), OAPI patent (BF, BJ, CF, CG, CI, CM, GA, GN, GQ, GW, ML, MR, NE, SN, TD, TG).

Published:

with international search report

[Continued on next page]

(54) Title: METHOD FOR THE FAIR DATA TRANSFER IN A SHARED BUS BY MEANS OF A DISTRIBUTED ARBITRATION ALGORITHM



(57) Abstract: Method to transfer data among different modules of a system connected by a shared bus, particularly to obtain a continuous and without inactive period fairly shared use of resources among the modules themselves under traffic-jam conditions, which employs a distributed arbitration algorithm, that can be implemented on both hardware and software of the different modules of the system. This algorithm ensures a fair and weighed access of the data to the shared bus interconnecting the modules, the weight relating to each module/flow being monitored through tags. Said tags are applied to the data flows entering each module, in order to monitor the access to the shared bus.

O 02/28027 A1

WO 02/28027 A1



 before the expiration of the time limit for amending the claims and to be republished in the event of receipt of amendments

For two-letter codes and other abbreviations, refer to the "Guidance Notes on Codes and Abbreviations" appearing at the beginning of each regular issue of the PCT Gazette.

WO 02/28027 PCT/EP01/11028

1

METHOD FOR THE FAIR DATA TRANSFER IN A SHARED BUS BY MEANS OF A DISTRIBUTED ARBITRATION ALGORITHM

5 FIELD OF THE INVENTION

10

15

20

25

30

The present invention relates to a method for the continuous and without inactive period transfer of data among different entities (which can be both source and destination of data), for instance among the modules (computers) of a system (like a telecommunication system), which are connected by a shared bus, particularly in order to obtain a use of resources fairly shared among the modules theirselves under traffic-jam conditions. To this purpose, the present invention uses a new weighed Round-Robin algorithm, apt to ensure an easy access of data, controlled with fairness. Such an algorithm can be implemented on the hardware mechanism involved in the arbitration on the shared bus and the suggested solution can be applied both on the best effort and on the real time traffic, so as to allow fair accesses also under traffic-jam conditions.

Furthermore, the invention has been implemented to optimise and to make fair the use of shared buses for computers in telecommunication systems and the resources of systems using data coming from said buses and it is particularly interesting for multimedia systems. However, it provides very high performances for any kind of systems using shared transfer means and can be implemented both in hardware and in software.

BACKGROUND OF THE INVENTION

One of the objects sought for in systems for data communication is the ability of transferring information among different entities, reducing the problems due to resource share. Namely, each entity should transfer its own data without being affected by the presence of other entities. The systems of nowadays should have multimedia features; thus data flows with very different features and needs exist. Thus, it would be difficult to foresee the impact of certain flows on the latency time of others in a system with shared resources, especially as per data with real time characteristics.

10

15

20


25

30

The first way to solve the problem was to increase the transmission bandwidth of the means. Such a solution proved very useful in systems wherein very slow transfer means (e.g. an interconnection bus) embody the actual bottleneck of the system. Unfortunately, this is not the case for most of systems, since the bottleneck is hidden in the speed of the single entities, particularly in the speed of modules which receive data and then send them on other lines, that can be slow.

Imagine a situation wherein a lot of source entities are transferring data to the same destination entity; in this situation, it is apparent that the system can work fluently only when the absorption capabilities of the destination are larger than the sum of all production capabilities of each source entity. Again, it happens very hardly, since normally an entity has the same production and absorption capabilities, so that, even if two only entities insist on the same destination, a problem of trafficjam is very likely to occur.


For instance, three source entities are shown in the following scheme, which, insisting on a single destination entity, provide the traffic-jam in the input buffer of the latter.



The problem may be solved by increasing the capability of the destination entity, by introducing registers or buffers only if the traffic-jam phenomena are limited within very short times, otherwise also the buffer can saturate. Furthermore, under real time traffic, such an increase must not be higher than a certain treshold, in order to avoid a too high delay.

Thus, the saturation of the destination causes traffic-jam and can put into a crisis general arbitration algorithms. An arbitration algorithm with fixed priorities is not fair and, thus, it is also not effective as for data flows with particular needs. Under traffic-jam conditions, only the source entity with the highest priority would have the opportunity to drive the destination entity without any intrusion.

Mechanisms of balanced arbitration, such as the popular, common Round-Robin, limit the problem only partially. Indeed, if the following scheme is taken into account:



5

10

15

20

25

30

and reference is made to the saturation condition already set forth, wherein source entities with different production capabilities are provided, a balanced algorithm (Round-Robin) proves not fair in the case of source entities with very different capabilities. In particular, such an arbitration algorithm proves not fair for real time traffic, which is managed without particular attention, so causing serious latency matters.

One of the best solution presently applied can be a Round-Robin algorithm with double priority, wherein the real time traffic can be re-addressed to the chain with the highest priority, while the best effort traffic can be attributed to the chain with the lowest priority. Unfortunately, this implementation absolutely cannot solve the previously mentioned fairness problems for source entities with different capabilities.

Another way to solve the problem is to use TDM (Time Division Multiplexing) methods. In this case, a bandwidth is reserved to each data flow, so that different bandwidths are available for different needs. By using such a TDM method, the band not used by one of the entities is in fact not usable by the others, thus the method itself proves not effective.

Also other "weighed Round-Robin" algorithms have been developed, for instance based on "urgency counters" according to the proposals of the "Computer Architecture and VLSI Systems" division of the Institute of Computer Science of Crete (see: "Weighed Round Robin Schedular using Per-class Urgency Counters", shown on the web of the Institute), but they also show serious limits. The following

Table, containing the results of simulations relating to such algorithms, shows in fact that a big number of arbitrations have been lost.

	Α	В	С			-							1	1 1	,		
weights!	10	6		ļ <u>-</u> -	, +	_ A_	В	C			A	В	C	A/B	B/C	A/B	B/C
cycle			4	20												1-23	- 0/0
number	urgency	urgency	urgency	decrement	winner	won	won	won	right	lost	won	won	won	class	class	·	<u></u>
MUNICE	Counter	counter	counter	value	1 1	cycles	cycles	cycles	cycles	cycles	perc.	perc.	perc.	weights	weights	won	wor
					<u></u>	<u> </u>			L			,		ratio	ratio	cycles ratio	cycle
	10	6			A	1	0	0	1	0	100.0	0.0	0.0	1.67		Tallo	retio
2	-10	12	8.		8	1	1	0	2	ő	50.0	50.0	0.0		1.50		
3	0		12		С	1	1	1	3		33.3	33.3	33.3	1.67	1.50	1.00	
4]]	10	-2	-8		A	2		1	4	0	50.0			1.67	1.50	1.00	1.
5	-10	4	-4		В	2	2		5			25.0	25.0	1.67	1.50	2.00	1
6	0	-16	0			3	2	- - -	8		40.0	40.0	20.0	1.57	1.50	1.00	2.
7	-20	-10	4		^ -	3	2		7		50.0	33.3	16.7	1.67	1.50	1.50	2.
8	-10	-4	-16	1	lost cycle	3		2	7		42.9	28.6	28.6	1.67	1.50	1.50	1.
9	0	2	-12		8	3!	2 3	2			42.9	28.6	28.6	1.67	1.50	1.50	1.
10	10	-18	-81		Ā	4	3!	2	8;		37.5	37.5	25.0	1.57	1.50	1.00	1.
11	-10,	-12	-4		lost cycle	4	3		9		44.4	33.3	22.2	1.67	1.50	1.33	1.
12	0.	-12; 6.	al.		A	5	3		9!	2	44.4	33.3	22.2	1.67	1.50	1.33:	1.
13	-20	0			- 	5	3 3		10.		50.0	30.0	20.0	1.67	1.50	1.67.	1.
14	-10	6,	-15		B	5		2 2 3 3	11	2	45.5	27.3	27.3	1.67	1.50	1.67	1.0
15	0:	-14	-12		A		4		12	2	41.7	33.3	25.0	1.67	1.50	1.25	1.3
15 16 17	-20	-8:	-8	'n		6	4	3	13	2	46.2	30.8	23.1	1.67	1.50	1.50	1.3
17		-2	-4		lost cycle	6:	4	3	13	3	46.2	30.8	23.1	1.67	1.50	1.50	1.3
18	10; 0	4.		- · ·	lost cycle	6	4	3	13!	4	46.2	30.8,	23.1	1.67	1.50	1.50	1.3
	10	-16:	-	il	<u>B</u>	6;	5.	3	14,	4	42.9	35.7	21.4	1.67	1.50	1.20	1.3
20	-10 [†]	-10	·· ···		À	7L	5	3	. 15	4	46.7	33.3;	20.0	1.67	1.50		1.6
19 20 50	-10.				<u>c</u>			4	16	4	43.8	31.3	25.0	1.67	1.50	1.40	1.2
100	-20	-12			C	17:	12.	9	38.	12 25 52	44.7	31.6,	23.7	1.67	1.50	1.42	1.3
200	-10	2	<u>-</u> -8			34	24:	17	75	25	45.3	32.0	22.7	1.67	1.50	1.42	1.4
500	-10	****	-16		B	67.	47	34	148	52	45.3	31.8	23.0	1.67	1.50	1.43	1.3
1000		-16	B			167	116	84	367	133			22.9	1.67	1.50	1.44	1.3
	-20	-6:	-8	;[lost cycle	334.	231	167	732	268			22.8	1.67	1.50	1.45	1.3

The example above shows three entities A, B and C with their relevant weights, 10, 6 and 4, respectively, acting on the same shared bus.

The simulation displays ("winner" coloumn) that many arbitrations do not elect any winner, since the winner entity should reach a positive value in its urgency counter. Furthermore, the following simulation shows that, when an entity dynamically reduces its own data transfer speed, the others do not take advantage of this availability of bandwidth.

In fact, a temporary deactivation has been simulated in the following example, simply by forcing to zero the urgency counter of the entity A. The table shows, that the number of arbitrations won by the entities B and C is not increased, even when the entity absolutely does not partecipate to the arbitrations, if the field "decrement value" of all of entities is not immediately updated.

						· · · · · · · · · · · · · · · · · · ·					
weights!	A	<u>e</u>	C	20		A B C		ABC	A/B B/C	A/B	B/C
cycle	urgency)	urgency	urgency	20 decrement	winner	Won Won Won	<u> </u>				Ų,, Ç
number	counter	counter	counter	value	"""	I	right lost cycles cycles	perc. perc. perc.	class class weights weights	won	won
	<u>'</u>	- '	4						ratio ratio	cycles ratio	cyc les _ratio
10	0	-18	<u>4</u> -8		lost cycle	0 1 0	1 0	0.0 100.0 0.0	0.00 1.50		
100	0	2.	-8		B	0 24 17	41 59	0.0 60.0 40.0 0.0 58.5 41.5	0.00 1.50 0.00 1.50	0.00	1.50
1000	0;	<u>-6</u>	-8		lost cycle	0: 231 167	398 602	0.0 58.0 42.0	0.00 1.50 0.00 1.50	0.00	1.41 1.38

SUMMARY OF THE INVENTION

10

15

20

25

30


The object of this invention is to provide a new method to transfer data among different modules of a system (especially of a telecommunication system) which are connected by a shared bus, particularly to obtain under traffic-jam conditions, continuously and with no dead time, a use of resources fairly distributed among the modules themselves, by employing mechanisms which allow to control the whole amount of used data assigned to each module.

The idea on which this invention is based is to develop a new algorithm for a fair arbitration, which can be used both by hardware and software, the concept of fairness being the one defined in S. Keshav: "Congestion Control in Computer Networks".

The inventive method is substantially characterised in that it employs a distributed arbitration algorithm, that can be implemented on both hardware and software of the different modules of the system, which ensures a fair and weighed access of the data to the shared bus interconnecting the modules, the weight relating to each module/flow being monitored through tags, and in that said tags are applied to the data flows entering each module, in order to monitor the access to the shared bus, so that, under traffic-jam conditions, a portion of the shared bus is always reserved to each module. Said tags are applied by an operator upon the system start-up and the tagging can be modified during the operation of the system.

In substance, according to the method of this invention, a data flow entering the system can be tagged with a new information relating to the priority weight which is attributed to that flow in the machine. This new priority field can be used by all activities - hardware and software - interested to such a flow.

The following scheme shows what has just been set forth.



10

20

25

30.

The field "priority weight" can be used also by the arbitration algorithm of the bus system to solve the problems of access to the bus and to the resources of the system itself. This kind of algorithm proved really useful to solve the above reported conflicts.

BRIEF DESCRIPTION OF THE DRAWINGS


In the annexed drawings:

- Fig. 1 is a block diagram of the hardware for fair arbitration according to the invention, used on each entity of a multimedia bus;
- Fig. 2 shows the block diagram of the bus arbitrator, with particular reference to the transmission part;
- Fig. 3 shows in graphic form the behaviour of the system while each module dynamically changes its own requests to the bus;
- Fig. 4 shows how different entities share the bandwidth of a means, by using the algorithm according to the invention; and
 - Fig. 5 shows how to modify the conditions in Fig. 4 when utilising a CBQ algorithm.

DESCRIPTION OF EMBODIMENTS OF THE INVENTION

The first application of the present invention relates to the arbitration algorithm of a telecommunication system with shared bus. This bus originally was divided into two parts, a data part and an arbitration part, the latter transporting the information needed to arbitrate the bus for the subsequent cycle during the completion of the previous one.

The following representation illustrates the main timing of a generic arbitration, wherein the concept of traffic with different priorities had already been introduced. In this embodiment, each destination expresses its own "status of receiving queues", so that each requesting entity can send the relevant request only if the relative destination is apt to receive data. After this procedure, the arbitration logic, which is distributed on each module, univocally determines the winning module by using a Round Robin algorithm to solve the concurrent arbitration requests.



As above explained, this Round Robin method cannot solve the traffic-jam problems in case of source entities with different capabilities. Thus, the Round Robin algorithm is improved according to the invention, so as to obtain a fair arbitrationfor data flow possessing different features. The following representation shows that the above "priority weight", applied with tags to each data flow, is used as an arbitration weight.

High priority Low priority Arbitration Target pointer to usues status target queues status weights pointer		Dis	stributed winner knowledge
High priority Low priority			
laiget quetes states tais-1,-	High priority Low priority target queues status		

20

25 `

30

10

15

In this way, modules not winning the access to the bus can increase their weight for the subsequent arbitration, so that each module can become the one with the highest priority after a certain number of cycles, depending on its first "weight applied with tags".

Situations wherein more entities have the same highest weight can be solved with the Round Robin method or simply with a method with fixed priority. Behaviour simulations of the inventive method evidenced that the method with fixed priority, used just to solve the occasional identities in weight, do not affect priority linearity if the highest "weight applied with tags" is higher than the number of entities on the bus (inverted weights employed: 0 = the highest priority; 255 = the lowest priority).

The following representation - a detail of the previous one - shows how the field "arbitration weight" can be implemented to differentiate two main groups of

10

15

20

25

30

priorities. For instance, real time flows should use tags with the field relative to the priority so that real time path always has priority with respect to best effort paths.

Arbitration weight field

High priority request flags

Incrementable tagged weight

Simulations of this algorithm, where more entities drive flows towards the same destinations showed a direct linearity with respect to the "weight applied with tags" and to the number of won arbitrations. Furthermore, when one or more entities stop to transmit, the new available bandwidth is linearly shared among the other modules, depending on their relative weights.

Consider, now, Fig. 1 of the annexed drawings, which is a block diagram of the hardware for fair arbitration used, according to the invention, on each entity of the multimedia bus.

The interface of the multimedia bus acts as an intelligent peripheral, mapped on PCI bus for the main processor; in this case, a dedicated processor is used to create and use input/output queues. This processor is able to move data from and to the memory of a processor system, by using a DMA controller, which is included in the PCI interface controller. A bus controller is used to control input/output queues and to arbitrate the bus, by using the mentioned algorithm.

The multimedia bus operates in the present implementation with signal levels GTL+, by using an owner protocol, so that special transceivers are used to interface the same.

All of the input/output buffers are organised on a dedicated, static RAM which can be accessed by the bus processor and by the bus arbitrator. More circular buffers are implemented in this memory, so as to create different queues for the traffic to be transmitted/received, the high/low priority, the accesses to multiple/single destination and to every possible destination. The following table scheme shows how to physically share the buffer memory.

	START	BUFFER ADDRESS (hex) END BUFFER ADDRE	ESS (hex)
	00000	buffer TX High priority, destination device 0	01FFF
	02000	buffer TX Low priority, destination device 0	O3FFF
	04000	buffer TX High priority, destination device 1	05FFF
	06000	buffer TX Low priority, destination device 1	07FFF
	08000	buffer TX High priority, destination device 2	O9FFF
5	0A000	buffer TX Low priority, destination device 2	OBFFF
Ū	0C000	buffer TX High priority, destination device 3	ODFFF
	0E000	buffer TX Low priority, destination device 3	OFFFF
	10000	buffer TX High priority, destination device 4	11FFF
	12000	buffer TX Low priority, destination device 4	13FFF
	. 14000	buffer TX High priority; destination device 5	15FFF
	16000	buffer TX Low priority, destination device 5	17FFF
	18000	buffer TX High priority, destination device 6	19FFF
	1A000	buffer TX Low priority, destination device 6	1BFFF
	1C000	buffer TX High priority, destination device 7 buffer TX Low priority, destination device 7	1DFFF
10	1E000	buffer TX High priority, destination device 8	1FFFF
	20000.	buffer TX Low priority, destination device 8	21FFF
	22000	buffer TX High priority, destination device 9	23FFF
	24000	buffer TX Low priority, destination device 9	25FFF
	26000	buffer TX High priority, destination device 10	27FFF
	28000	buffer TX Low priority, destination device 10	29FFF
	. 2A000	to the TV I link and the destination device 44	28FFF
	2C000	buffer TX Low priority, destination device 11	2DFFF
	2E000	buffer TX High priority, multicast transaction	2FFFF
	30000	buffer TX Low priority, multicast transaction	31FFF
15	32000 34000	buffers pointers	33FFF 3FFFF
	40000		-
20		buffer RX High priority	5FFFF
25	60000	buffer RX Low priority	
			7FFFF

10

15

20


This implementation refers to a twelve-modules system, which results in the memory divided into twelve different transmission buffers. In fact, this is important to solve the problem known as "head of line blocking"; in this way, when a destination to which it is addressed is under saturation conditions, the arbitration logic can operate with all other possible destinations. Moreover, the dedicated multicast buffer, which is implemented in RAM positions, replacing a traditional FIFO, allows to divide the multicast data transfer into more cycles when some of the destinations to which it is addressed are under engaged conditions.

To have differentiate buffers, for traffic with respectively high and low priority reduces of course the minimum latency for real time flows.

By way of example, each packet of data transfer could be classified as a simplified queueing algorithm CBQ (Class Based Queueing), based on managing a share of connections and resources with two classes only. The user's packet UDP (User Datagram Protocol) could be classified as having high priority, whilst the other data could be classified as having low priority.

This simplified CBQ algorithm should be implemented at a level of driving or controlling a hypothetical network, used to connect the system, in order to ensure a first level of "service quality". A better mechanism will be implemented as soon as sofisticated protocols, such as RSVP with integrated and differentiated services, are available.

On each transmission buffer data have the following format:



15

20

25

The first information of the packet is a control word, used just by the bus arbitrator and the information which brings is:

- destination address: each group of bits addresses to a specific destination, for instance 10001010001 will be used to a multicast data transfer towards destination entities occupying slots 0, 4, 6 2 11;
- transfer size: this field is used to provide information about the length of the subsequent data packet; in this case an eight-byte granularity has been used;
 - arbitration weight: it is used to define the priority of the arbitration.

Fig. 2 shows the block diagram of the bus arbitrator; particular attention has 10 - been devoted to the transmission part therein.

A hardware finite state machine has been used to determine the status of the various buffers implemented in the dedicated SRAM; this hardware is able to realise the presence of transmitting and receiving packets by comparing the various queue pointers.

When a transmission packet has been found, its control word is read out. This information is used to verify the status of destinations to which it is addressed and to prepare the transmission counter and the weight register.

Each entity simultaneously updates the bit with high/low priority and the information relating to the weight on a dedicated arbitration signal. Thus, each entity, since it knows how to give an interpretation about the information coming from all of the other entities, identifies the request having the highest priority, then the winner of the arbitration.

Each entity loosing the arbitration decreases its own weight register (denied logic) with the weight of the winner; that is basic to ensure system linearity, since otherwise entities using weight with high priority would be too advantaged.

Many software algorithms may be used to calculate the weight of a specific flow: the most simple way to dynamically define it has been used herein by way of example only, by taking into account the number of users connected to each module.

With such a criterion, if Umx is the number of users connected to a specific module and Us of users connected to a system,

$$Umx = U1 + U2 + Un$$
 etc.

$$Us = Um1 + Um2 + Umn etc.$$

The complementary value of the weight for each module is given by:

Vm = (1-(Um/Us)) * max weight

For instance, if ten users are connected to module 1 and twenty users are connected to module 2:

5 U1 = 10

U2 = 20

Us = 30

 $Max_weight = 255 (8 bits register)$

Vm1 = (1-(10/30)) * 255 = 170

10 Vm2 = (1-(20/30)) *255 = 85

Thus, module 2 has the highest weight.

The following tables summarise the simulation of a twelve slot system, using different weights for the arbitration, the indicated weight value being the complementary one, so that the weight 16 is used as the highest one, whilst the weight 192 is used as the lowest one. The simulation has been carried out without any information about real time and best effort kinds, just to show the inventive fairness behaviour.

The calculation of the latency in this example has been based on 64 byte packets, moved at a speed of 2.1 Gbit/sec. The table shows the linear ratio between weight and bus utilisation.

	_								- •																
•	Slot		ī	2	3	4	5	<u> </u>	7	. 8	9	10	11	0	1	2	3	4	· - 5	6	7	8	ej	10	~ 1il
,											<u>.</u>			i		:									
	weight	16	32	48	64	80	96	112	128	144	160	176	192			7 7									· · - · ·
cycle	winner	ARBI	TRA	TION	COU	NTEF	?							WON	CYCL	ES ·									\neg
number	slot						;		. '	, ;									•			:			- 1
1	. 0	16	32	48	64	80	96	112	128	144	160	176	192	1	0	0	0	0	0	0	01	n	Ö	n	
10	4	16	18	17	49	0	16	32	48	64	80	96	112	5	2	1	1	11	ō	0	0	n	n	ᆔ	
100	1	16	5	36	38	18	35	17	97	33	97	161	34	34	17	11	8	6	5	4	4		3	3	᠆
1000	2	10	2	1	4	19	5	_75	83	141	94	95	192	324	161	108	80	64	53	46	40	36	32	29	27
					:	:		:			:	1		,		-						:			
								•	.	bus	utilizatio	n perc	entage	32.4	16.1	10.8	8.0	5.4	5.3	4.5	4.0	3.6	3.2	2.9	2.7
Packets size	-	64	byte		- 1	:	:				:	i		1 .					i						
Packets trans	sfer time	240	nsec			;	į	•		!	la	tency (nsec.)	741	1491	2222	3000	3750	4528	5217	6000	6667	7500	8276	8889

The deactivation of the slot 1 has been simulated in the following table. The table shows that the accesses not used by slot 1 are redistributed to the other entities, while keeping the fairness of the remainder entities.

15

20

																								451	
	Slot	0	1	2	3	4	5	6	7	8	9	10	11	0	1	2	3]	4	51	- 6		- 01	_ 9	10	_ **
:							- :	-	:	•									!			!			
	weight	16	###	48	64	60	96	112	128	144	_160	176			1	<u>_</u>	1		1	1	1			:	
cycle	winner				COU	NTEF	₹			;	:			WON	CYCU	ES	.							:	
number	SIUL	16	###	48	64	801	96	112	128	144	160	176	192	1	0	0	0	0	0	0	0	0	8	O	0
<u>-</u>			###	_	Œ		- 6		_		64	80	96	6	0	1	1	1	1	0	0	0	_ 0	0	0
		100	###			00		_	127	79	160	63		40	0	13	9	8	6	5	5	4	4	3	3
100		1 14	###		-	- 3			109			176		385	0	128	96	77	64	55	48	42	38	35	32
1000	4	<u> </u>	1000	34	31	-71	-00					1.5					1						1		
:		ļ	 			· ·				bus	utilizati	on perc	entage	38.5	0.0	12.B	9.6	7.7	6.4	5.5	4.8	4.2	3.8	3.5	3.2
Packets size	<u> </u>	1 64	byte	-		 				:	:			1			i	ı				1	!		
Packets Iran						<u> </u>					l	atency	(nsec.)	623	####	1875	2500	3117	3750	4364	5000	5714	6316	6857	7500

The depiction provided by Fig. 3 graphically shows the system behaviour while each module dynamically changes its own requests to the bus. In this example:

- 1. All of the twelve active modules.
 - 2. Deactivation of slot 1.
 - 3. Deactivation of slot 3.
 - 4. Deactivation of slot 5.
 - 5. Deactivation of slot 7.
- 15 6. Deactivation of slot 9.


10

20

7. Re-activation of slot 1.

The dynamic sharing of the bandwidth, introduced by this algorithm, has a direct impact on the latency values of the bus. Of course, higher weights give raise to lower latency times, and so on.

For instance, it can be based on 64 bytes packets, moved at a speed of 2,1 Gbit/sec to calculate latency. This has been done in the following diagram.



WO 02/28027 PCT/EP01/11028

14

The use of the distributed arbitration algorithm according to the invention, implemented on both hardware and software of the different modules of the system, allows many advantages.

First of all, it allows the largest use of the capabilities of the available means and, by ensuring fair flow priorities, it allows a fair share of resources, especially under traffic-jam conditions.

5

10

15

20

25

Fig. 4 in the annexed drawings shows six entities sharing the bandwidth of a means, by using the algorithm above defined, in this example the weight of BW1 being double than the ones of BW2 and BW3, whilst the one of BW4 is double than the ones of BW5 and BW6. The hatched bandwidths represent the traffic having higher priority (1, 2 and 3), while the others (4, 5 and 6) represent the traffic having lower priority.

The same Fig. 4 shows that, when the traffic having high priority uses all the available bandwidth, the other flows (4, 5 and 6) are reduced to zero, whilst, when there is a limited traffic having high priority, a redistribution among the means takes place also for flows having low priority. Furthermore, it is apparent that the relationship between BW1 and BW2/3 is always constant, like the relationship between BW3 and BW4/5.

Conversely, Fig. 5 shows the same circuit when the previously defined CBQ algorithm is applied thereto: in such a case, the traffic having high priority cannot saturate the bus and a minimum bandwidth, which can be programmed, is reserved to flows having low priority.

It is understood that other applications of the invention are conceivable, which can indirectly utilise the described mechanisms. As already mentioned, the arbitration behaviour can be controlled by the method of input tagging, so that the load of each module can be dynamically balanced simply by applying intelligent algorithms in this input step. That is to say, by changing the input data flow for each module, a SW algorithm is able to change the work load in each computing entity.

10

15

PCT/EP01/11028

CLAIMS

- 1.Method to transfer data among different modules of a system connected by a shared bus, particularly to obtain a continuous and without inactive period fairly shared use of resources among the modules themselves under traffic-jam conditions, characterised in that it employs a distributed arbitration algorithm, that can be implemented on both hardware and software of the different modules of the system, which ensures a fair and weighed access of the data to the shared bus interconnecting the modules, the weight relating to each module/flow being monitored through tags, and in that said tags are applied to the data flows entering each module, in order to monitor the access to the shared bus.
- 2. Method as claimed in claim 1., wherein a part of the shared bus is always reserved to each module under traffic-jam conditions.
- 3. Method as claimed in claims 1. and 2., wherein the tags are applied by an operator upon the start-up of the system.
- 4. Method as claimed in any claim 1. to 3., wherein the tagging can be changed during the operation of the system.
- 5. Method as claimed in any claim 1. to 4., wherein the weights relating to each flow can be dynamically changed.




FIG. 1

WO 02/28027 PCT/EP01/11028




FIG. 2




FIG. 3




FIG. 4




FIG. 5

INTERNATIONAL SEARCH REPO

ORT Intel One Ap	plication No 1/11028
	,
nd IPC	
nbols)	
ocuments are included in the fields s	earched
, where practical, search terms used COMPENDEX	3)
assages	Relevant to claim No.
EMES WORKS"	1-5
S,NEW	
ges	
oh 2 oh 1 oh 6	
n 1	
Patent family members are listed to	n annex.
or document published after the inter priority date and not in conflict with t ed to understand the principle or the vention	ne application but ory underlying the
nument of particular relevance; the clamot be considered novel or cannot looke an inventive step when the document of particular relevance; the clamot be considered to involve an inventive and the comment is combined with one or morents, such combination being obvious	be considered to ument is taken alone alimed invention entire step when the e other such docu-

A C: 45			101/21 01/11028
IPC 7	SIFICATION OF SUBJECT MATTER H04L12/40 H04L12/56		
1	to International Patent Classification (IPC) or to both national class	sification and IPC	
	S SEARCHED		
IPC /			
	ation searched other than minimum documentation to the extent th		
•	data base consulted during the International search (name of data nternal, WPI Data, PAJ, IBM-TDB, IN		
C. DOCUM	TENTS CONSIDERED TO BE RELEVANT		
Category °	Citation of document, with indication, where appropriate, of the	relevant passages	Relevant to claim No.
Х	KABATEPE M ET AL: "TWO PRIORIT FOR FAIR DISTRIBUTED QUEUE (FDQ PROCEEDINGS OF THE INTERNATIONA) NETWORKS" L	1-5
	CONFERENCE ON COMMUNICATIONS (I YORK, IEEE,	•	
	vol, 23 May 1993 (1993-05-23 376-380, XP000371118 ISBN: 0-7803-0950-2), pages	
	abstract		
	page 376, right-hand column, pa -page 377, left-hand column, pa page 377, left-hand column, par -right-hand column, paragraph 3	ragraph 1	·
	page 380, left-hand column, par	agraph 1	
		-/	
X Furth	ner documents are listed in the continuation of box C.	Patent family m	nembers are listed in annex.
° Special car	tegories of cited documents :	*T* later document publis	shed after the international filing date
Consider d	ent defining the general state of the art which is not ered to be of particular relevance locument but published on or after the international	or priority date and cited to understand invention	not in conflict with the application but the principle or theory underlying the
"L" documer Which i	ate nt which may throw doubts on priority claim(s) or is cited to establish the publication date of another	involve an inventive	ar relevance; the claimed invention ad novel or cannot be considered to step when the document is taken alone
"O" docume other n	o or other special reason (as specified) ent referring to an oral disclosure, use, exhibition or means	cannot be considere document is combin	ar relevance; the claimed invention of to involve an inventive step when the led with one or more other such docu- lation being obvious to a person skilled
"P" docume later th	nt published prior to the international filing date but an the priority date claimed	in the art. "&" document member of	·
Date of the a	actual completion of the international search	Date of mailing of th	e International search report
	March 2002	11/03/20	02
Name and m	nailing address of the ISA European Patent Office, P.B. 5818 Patentlaan 2 NL – 2280 HV Rijswijk	Authorized officer	
	Tel. (+31-70) 340-2040, Tx. 31 651 epo nl, Fax: (+31-70) 340-3016	Eraso He	lguera, J

INTERNATIONAL SEARCH REPORT

		PC1/EP 01/11028
C.(Continu Category °	ation) DOCUMENTS CONSIDERED TO BE RELEVANT Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
	Change of Good Hell, was made along the or appropriately of the second participation o	
X	KAUTZ R ET AL: "A distributed self-clocked fair queueing architecture for wireless ATM networks" WAVES OF THE YEAR 2000+ PIMRC '97. THE 8TH IEEE INTERNATIONAL SYMPOSIUM ON PERSONAL, INDOOR AND MOBILE RADIO COMMUNICATIONS. TECHNICAL PROGRAM, PROCEEDINGS (CAT. NO.97TH8271), PROCEEDINGS OF 8TH INTERNATIONAL SYMPOSIUM ON PERSONAL, INDOOR AND MOBILE, pages 189-193 vol.1, XP002169881 1997, New York, NY, USA, IEEE, USA ISBN: 0-7803-3871-5 page 190, left-hand column, paragraph 4 -page 191, right-hand column, paragraph 2	1-5
A	KABATEPE M ET AL: "BANDWIDTH ALLOCATION IN FAIR DISTRIBUTED QUEUE (FDQ) NETWORKS" PROCEEDINGS OF THE CONFERENCE ON COMPUTER COMMUNICATIONS (INFOCOM),US,LOS ALAMITOS, IEEE COMP. SOC. PRESS, 12 June 1994 (1994-06-12), pages 280-287, XP000496478 ISBN: 0-8186-5572-0 page 287, left-hand column, paragraph 3 -right-hand column, paragraph 1	5

THIS PAGE BLANK (USPTO)

This Page is Inserted by IFW Indexing and Scanning Operations and is not part of the Official Record

BEST AVAILABLE IMAGES

Defective images within this document are accurate representations of the original documents submitted by the applicant.

Defects in the images include but are not limited to the items checked:

BLACK BORDERS

IMAGE CUT OFF AT TOP, BOTTOM OR SIDES

FADED TEXT OR DRAWING

BLURRED OR ILLEGIBLE TEXT OR DRAWING

SKEWED/SLANTED IMAGES

COLOR OR BLACK AND WHITE PHOTOGRAPHS

GRAY SCALE DOCUMENTS

LINES OR MARKS ON ORIGINAL DOCUMENT

REFERENCE(S) OR EXHIBIT(S) SUBMITTED ARE POOR QUALITY

IMAGES ARE BEST AVAILABLE COPY.

□ OTHER:

As rescanning these documents will not correct the image problems checked, please do not report these problems to the IFW Image Problem Mailbox.

inio page blank (uspto)